FIG. 1



FIG. 2


FIRST MODULATED ADDRESS SIGNAL AC1
SECOND MODULATED ADDRESS SIGNAL AC2
THIRD MODULATED ADDRESS SIGNAL AC3
MULTIPLEXED ADDRESS MODULATED SIGNAL MAC
AC11
AC12
AC13
AC21
AC22
AC23
AC24
AC25
AC31
AC32
AC33
AC34

FIG. 3


INFORMATION DATA
RECORDING MODULATOR CIRCUIT
31
30
32
33
Ra~Rd
PP READ SIGNAL GENERATOR CIRCUIT
35
RPP
FIRST DEMODULATOR CIRCUIT
37
SECOND DEMODULATOR CIRCUIT
38
THIRD DEMODULATOR CIRCUIT
39
RA1
RA2
RA3
FIRST ADDRESS GENERATOR CIRCUIT
40
SECOND ADDRESS GENERATOR CIRCUIT
42
THIRD ADDRESS GENERATOR CIRCUIT
44
AD1
AD2
AD3
ERROR DETECTION / CORRECTION CIRCUIT
41
43
45
ERROR DETECTION / CORRECTION CIRCUIT
A1
A2
A3
ER1
ER2
ER3
SELECTOR
46
ERROR DETERMINATION CIRCUIT
47
ADR
RECORDING / REPRODUCING CONTROL CIRCUIT
48
SUM READ SIGNAL GENERATOR CIRCUIT
34
RSUM
INFORMATION DATA DEMODULATOR CIRCUIT
36
REPRODUCED INFORMATION DATA

FIG. 4



FIG. 5


48
RECORDING / REPRODUCING CONTROL CIRCUIT
ADR
SELECTOR
57
ERROR DETERMINATION CIRCUIT
56
ERROR DETECTION / CORRECTION CIRCUIT
A1
A2
A3
A4
ER1
ER2
ER3
ER4
55
59
60
58
ERROR DETECTION / CORRECTION CIRCUIT
FIRST ADDRESS GENERATOR CIRCUIT
51
AD1
SECOND ADDRESS GENERATOR CIRCUIT
AD2
52
53
AD3
THIRD ADDRESS GENERATOR CIRCUIT
54
AD4
FOURTH ADDRESS GENERATOR CIRCUIT
REPRODUCED INFORMATION DATA
RK1
RK2
RK3
RK4
50
COMBINING CIRCUIT
36
INFORMATION DATA DEMODULATOR CIRCUIT
RA1
RA2
RA3
FIRST DEMODULATOR CIRCUIT
37
SECOND DEMODULATOR CIRCUIT
38
THIRD DEMODULATOR CIRCUIT
39
RSUM
34
SUM READ SIGNAL GENERATOR CIRCUIT
RPP
35
PP READ SIGNAL GENERATOR CIRCUIT
Ra~Rd
30
32
33
31
RECORDING MODULATOR CIRCUIT
INFORMATION DATA

FIG. 6


50
51
RA1
J1
52
53
RA2
K1
RK1
54
RA3
L1
55
J2
56
57
K2
RK2
58
L2
59
J3
60
61
K3
RK3
62
L3
63
J4
64
65
K4
RK4
66
L4

FIG. 7


RECORDING/ REPRODUCING CONTROL CIRCUIT
80
M1 ~ M3
RD
ADR
47
ERROR DETERMI-NATION CIRCUIT
ER1
ER2
ER3
74
MEMORY WR RD
S1
75
S2
76
S3
77
78
79
ERROR DETECTION/ CORRECTION CIRCUIT
71
A
ER
AD
70
MEMORY RD
M1
72
M2
73
M3
AD1
AD2
AD3
FIRST ADDRESS GENERATOR CIRCUIT
40
SECOND ADDRESS GENERATOR CIRCUIT
42
44
THIRD ADDRESS GENERATOR CIRCUIT
RA1
RA2
RA3
FIRST DEMODULATOR CIRCUIT
37
SECOND DEMODULATOR CIRCUIT
38
39
THIRD DEMODULATOR CIRCUIT
REPRODUCED INFORMATION DATA
36
INFORMATION DATA DEMODULATOR CIRCUIT
RPP
35
PP READ SIGNAL GENERATOR CIRCUIT
RSUM
34
SUM READ SIGNAL GENERATOR CIRCUIT
Ra~Rd
30
32
33
31
RECORDING MODULATOR CIRCUIT
INFORMATION DATA



FIG. 8